cancel
Showing results for 
Search instead for 
Did you mean: 

General Discussions

parthkarekar
Journeyman III

Debug Cores Issue

Hello, for some reason I'm getting this issue when i try to see the ILA waveforms in my design. The previous results are not fixing my issue. Does anybody know the solution? 

 

WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution:
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device. To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.

 

parthkarekar_0-1736821587280.png

get_debug_cores
dbg_hub u_ila_0
get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]
1

parthkarekar_1-1736821643824.png

 

0 Likes
1 Reply

You would want to post on the dedicated support forum https://adaptivesupport.amd.com/s/?language=en_US

 

My PC- Ryzen 5 5600x, B550 aorus pro ac, Hyper 212 black, 2 x 16gb F4-3600c16dgtzn kit, NM790 2TB, Nitro+RX6900XT, RM850, Win.10 Pro., LC27G55T.
0 Likes