I'd like to experiment with direct PCIe connectivity between two EPYC Genoa motherboards using the processor's NTB capabilities. Can anyone describe or point me to a connectivity diagram that defines the wiring between two x16 slots for this type of connection? I'm assuming that the SERDES lanes have TX and RX crossed, but I'm unsure about what to do with the reference clock and control signals.
